

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

What is claimed is:

1. A semiconductor integrated circuit comprising:
 - a system bus divided into stages and configured to
 - 5 transfer signals;
 - stage elements configured to connect the stages in series and operate in a divided mode transferring signals from a stage on an input side to a stage on an output side in synchronization with a clock signal and in a through
 - 10 mode that always passes signals from the stage on the input side to the stage on the output side; and
 - a plurality of function modules connected to the different stages.
- 15 2. The semiconductor integrated circuit of claim 1, further comprising a clock transfer circuit configured to supply the clock signal to the stage elements in the divided mode and stop the supply of the clock signal to the stage elements in the through mode.
- 20 3. The semiconductor integrated circuit of claim 1, wherein the function modules have equivalent functions.
4. The semiconductor integrated circuit of claim 3,
- 25 wherein the function modules are each a memory having a function of storing data.

5. The semiconductor integrated circuit of claim 1,
wherein each of the stage elements comprises a storage
circuit configured to hold a signal transferred from the
5 stage on the input side.

6. The semiconductor integrated circuit of claim 5,
wherein the storage circuit is a flip-flop circuit configured
to latch and hold the signal in synchronization with the
10 clock signal.

7. The semiconductor integrated circuit of claim 6,
wherein each of the stage elements further comprises a
selector comprising:

15 a first input terminal connected to the stage on the
input side;

a second input terminal connected to the stage on
the input side through the flip-flop circuit;

an output terminal connected to the stage on the
20 output side; and

a switching terminal configured to receive a through
signal switching connections between the first and second
input terminals and the output terminal from one to
another, wherein:

25 the selector connects the second input terminal to
the output terminal in the divided mode and connects the

first input terminal to the output terminal in the through mode.

8. The semiconductor integrated circuit of claim 6,
5 wherein the stage element comprises a pulse generator configured to generate pulse signals synchronous to the clock signal in the divided mode, and in the through mode, stop the generation of the pulse signals and keep the storage circuit passing the signal therethrough, and the
10 flip-flop circuit latches and holds the signal in synchronization with the pulse signals.

9. The semiconductor integrated circuit of claim 6,
wherein the stage element comprises a clock controller
15 configured to supply clock signals to the flip-flop circuit in the divided mode, and in the through mode, stop the supply of the clock signals to the flip-flop circuit and keep the storage circuit passing the signal therethrough.

20 10. The semiconductor integrated circuit of claim 1, wherein the plurality of function modules operate in synchronization with the clock signal.

11. The semiconductor integrated circuit of claim 9, the
25 supply of the clock signals to the function modules stops in the through mode.